diff --git a/src/specification/FCC_New/FCC_Sys_New.slx b/src/specification/FCC_New/FCC_Sys_New.slx
index 870c3f129b93a25b0c8ee2334cf3414dba711a1e..e02b6f3c3ba1cc1e48204e61c52dc645b92f11fa 100644
Binary files a/src/specification/FCC_New/FCC_Sys_New.slx and b/src/specification/FCC_New/FCC_Sys_New.slx differ
diff --git a/src/specification/FCC_New/references/AHRS_control.slx b/src/specification/FCC_New/references/AHRSControl.slx
similarity index 100%
rename from src/specification/FCC_New/references/AHRS_control.slx
rename to src/specification/FCC_New/references/AHRSControl.slx
diff --git a/src/specification/FCC_New/references/AHRS_voter.slx b/src/specification/FCC_New/references/AHRSVoter.slx
similarity index 100%
rename from src/specification/FCC_New/references/AHRS_voter.slx
rename to src/specification/FCC_New/references/AHRSVoter.slx
diff --git a/src/specification/FCC_New/references/Actuator_control.slx b/src/specification/FCC_New/references/ActuatorControl.slx
similarity index 100%
rename from src/specification/FCC_New/references/Actuator_control.slx
rename to src/specification/FCC_New/references/ActuatorControl.slx
diff --git a/src/specification/FCC_New/references/FCC_New.slx b/src/specification/FCC_New/references/FCC_New.slx
index 8d98eb115b70d0037620c512b542e76d55bfb1c6..ee731adbac19fbf2271182c10f4979b0b9d0fb66 100644
Binary files a/src/specification/FCC_New/references/FCC_New.slx and b/src/specification/FCC_New/references/FCC_New.slx differ
diff --git a/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/checksumOfCache.mat b/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/checksumOfCache.mat
index 9048cd2f960ad67524decbc949ebc0c11d7b8b8d..4a17d0912652965ca4af4f9aeb1dffea20e88238 100644
Binary files a/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/checksumOfCache.mat and b/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/checksumOfCache.mat differ
diff --git a/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/tmwinternal/simulink_cache.xml b/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/tmwinternal/simulink_cache.xml
index 4cb848da6b2e5de10835dcd3c4b7b17fdb435014..f03be9f41bb03408f131ab1f4ae4c71fc27fc899 100644
--- a/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/tmwinternal/simulink_cache.xml
+++ b/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/tmwinternal/simulink_cache.xml
@@ -1,6 +1,6 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
-  <slcache.FileAttributes type="slcache.FileAttributes" uuid="941ba3b8-5bec-4ec9-988c-e0440bb3a549">
-    <checksum>vUc9oJIRDP/e9VI07abySQ==</checksum>
+  <slcache.FileAttributes type="slcache.FileAttributes" uuid="54b0f944-41d8-45ab-a298-14e9d89bab0e">
+    <checksum>xLpWkKPnh+IEMbhTdlaIIw==</checksum>
   </slcache.FileAttributes>
 </MF0>
\ No newline at end of file
diff --git a/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/varInfo.mat b/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/varInfo.mat
index 640a16ac1b502bc93e159ed2c756363ebba88d77..e9fba275da00ebec00362fed895827e7d1c76326 100644
Binary files a/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/varInfo.mat and b/src/specification/FCC_New/slprj/sim/varcache/AHRSControl/varInfo.mat differ
diff --git a/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/checksumOfCache.mat b/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/checksumOfCache.mat
new file mode 100644
index 0000000000000000000000000000000000000000..3f461518d66416c16efa3a3a36bac0605f5948d4
Binary files /dev/null and b/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/checksumOfCache.mat differ
diff --git a/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/tmwinternal/simulink_cache.xml b/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/tmwinternal/simulink_cache.xml
new file mode 100644
index 0000000000000000000000000000000000000000..c941aa733f65388556f5fcd44c8cab4412892cbd
--- /dev/null
+++ b/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/tmwinternal/simulink_cache.xml
@@ -0,0 +1,6 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
+  <slcache.FileAttributes type="slcache.FileAttributes" uuid="43304f1e-37f8-4d54-8965-2414d9fcf71b">
+    <checksum>jfqlw/WELdMjb0T6fw4pvQ==</checksum>
+  </slcache.FileAttributes>
+</MF0>
\ No newline at end of file
diff --git a/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/varInfo.mat b/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/varInfo.mat
new file mode 100644
index 0000000000000000000000000000000000000000..0691ddca07c48fc2d7f5a000d48b9d0e3dfdf687
Binary files /dev/null and b/src/specification/FCC_New/slprj/sim/varcache/AHRSVoter/varInfo.mat differ
diff --git a/src/specification/FCC_New/slprj/sim/varcache/ActuatorControl/tmwinternal/simulink_cache.xml b/src/specification/FCC_New/slprj/sim/varcache/ActuatorControl/tmwinternal/simulink_cache.xml
index 9568ecb42496e04db3579d43a9ad4f8d96d24f88..bdff5a2c0611d4d2dd9f1c4a975834dab06d7eed 100644
--- a/src/specification/FCC_New/slprj/sim/varcache/ActuatorControl/tmwinternal/simulink_cache.xml
+++ b/src/specification/FCC_New/slprj/sim/varcache/ActuatorControl/tmwinternal/simulink_cache.xml
@@ -1,6 +1,6 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
-  <slcache.FileAttributes type="slcache.FileAttributes" uuid="a519a44e-63ce-4c4b-aad2-0219dd16f3b4">
-    <checksum>oaccnGFMoFFGF98VYSs+SA==</checksum>
+  <slcache.FileAttributes type="slcache.FileAttributes" uuid="72576902-535d-4695-8e12-719f87fd7f02">
+    <checksum>CZdd35jBCbtS00yrRnB8Pw==</checksum>
   </slcache.FileAttributes>
 </MF0>
\ No newline at end of file
diff --git a/src/specification/FCC_New/slprj/sim/varcache/FCC_New/tmwinternal/simulink_cache.xml b/src/specification/FCC_New/slprj/sim/varcache/FCC_New/tmwinternal/simulink_cache.xml
index 3c66afc3c6efc18f74acb441db7c90ecb239c572..2a3e601dad85d8186d078b4a35c0a4379876791d 100644
--- a/src/specification/FCC_New/slprj/sim/varcache/FCC_New/tmwinternal/simulink_cache.xml
+++ b/src/specification/FCC_New/slprj/sim/varcache/FCC_New/tmwinternal/simulink_cache.xml
@@ -1,6 +1,6 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
-  <slcache.FileAttributes type="slcache.FileAttributes" uuid="0eaef752-ca1f-494e-8f83-cedcc6fc376e">
-    <checksum>fa87mJwhLbgKxHrk/SzTJg==</checksum>
+  <slcache.FileAttributes type="slcache.FileAttributes" uuid="bb4ae9ce-3cb7-4c45-89b3-051db8011983">
+    <checksum>mth8W3L5mueiJifOo48hIA==</checksum>
   </slcache.FileAttributes>
 </MF0>
\ No newline at end of file
diff --git a/src/specification/FCC_New/slprj/sim/varcache/FCC_Sys_New/tmwinternal/simulink_cache.xml b/src/specification/FCC_New/slprj/sim/varcache/FCC_Sys_New/tmwinternal/simulink_cache.xml
index e9bd19a4e4f7db36ca6d400a1abe2f32f8234830..ca8298cb8ac845830bc9208c757719c09cf57ce8 100644
--- a/src/specification/FCC_New/slprj/sim/varcache/FCC_Sys_New/tmwinternal/simulink_cache.xml
+++ b/src/specification/FCC_New/slprj/sim/varcache/FCC_Sys_New/tmwinternal/simulink_cache.xml
@@ -1,6 +1,6 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <MF0 version="1.1" packageUris="http://schema.mathworks.com/mf0/SlCache/19700101">
-  <slcache.FileAttributes type="slcache.FileAttributes" uuid="9583242f-ba1a-4e26-91fa-c8714d885d61">
-    <checksum>eyoqp3qYMzOSym3RrowJiA==</checksum>
+  <slcache.FileAttributes type="slcache.FileAttributes" uuid="ad3dc49c-d7a6-4fbc-a468-ad1e165181d8">
+    <checksum>JASa3S3HRvzgfVi689UwVw==</checksum>
   </slcache.FileAttributes>
 </MF0>
\ No newline at end of file